

FIG. 1



F I G. 2



F I G. 3






FIG. 4








FIG. 7


DATAIN

200 D e D MPX DDATA

CLK
SST

22

FIG. 8A



F I G. 8B




FIG. 9A






FIG. 9B








FIG. 14





FIG. 15



RA[7:0], GA[7:0], BA[7:0]; For Input Data to First Pixels RB[7:0], GB[7:0], BB[7:0]; For Input Data to Second Pixels

DCLK ; Reference Clock (Input)

DTMG; Display Timing Signal (Input)

HSYNC ; Horizontal Synchronizing Signal (Input) VSYNC ; Vertical Synchonizing Signal (Input)

PIX; High - Interface for Second Pixels Input (Mode Pin)

Low - Interface for First Pixels Input

Power Source; 3, 3[V] (VDD) GND (VSS)

INPUT (CMOS Interface) ZZZZ OUTPUT

INPUT (Pull Up) Gom INPUT (Pull Down)





FIG. 17



Synchronizing

Signal






FIG. 19A

Interface for Single Pixel Line



Interface for Dual Pixel Line



Clock period is Two-times Long as that for Single Pixel Line

(Timing for Vertical Retrace Period is same as that for Single Pixel Line)

FIG. 20

